skip navigational linksPJRC
Shopping Cart Download Website
Home Products Teensy Blog Forum
You are here: OSU8 Microprocessor Schematic OSU8 Core Control State Machine Sheet 7

OSU8 Microprocessor
Overview
CPU Programming
Hardware Info
Schematic
Implementation
Download Files

Control State Machine, Sheet #7

This one of several schematics that make up the control logic. This schematic was generated automatically by logic synthesis, driven by the logic spec generated from the microcode, by the microcode compiler. Together with the 6 bit state register this logic makes up control state machine that causes the OSU8 microprocessor to execture code.

(6) Previous Schematic Sheet Next Schematic Sheet (1)

Also, view a much larger and more readable version

Schematic Drawing


OSU8: Simple 8-Bit Microprocessor Design; Paul Stoffregen
http://www.pjrc.com/tech/osu8/sch/c4m.html
Last updated: February 24, 2005
Status: These pages are a work-in-progress
Comments, Suggestions: <paul@pjrc.com>