skip navigational linksPJRC
Shopping Cart Checkout Shipping Cost Download Website
Home MP3 Player 8051 Tools All Projects PJRC Store Site Map
You are here: OSU8 Microprocessor Schematic Xilinx Implementation Search PJRC

OSU8 Microprocessor
Overview
CPU Programming
Hardware Info
Schematic
Implementation
Download Files

OSU8 Xilinx Implementation

This top-level schematic represents the OSU8 implementation in a Xilinx FPGA chip. Click on the OSU8 Core block to see the OSU8 main schematic.

Thoughout these schematics, the green blocks are links to their lower level schematics. Individual gates and flip-flops do not have schematics under them, because they are the primitive elements for Xilinx place-and-route, and for the ViewSim gate-level simulation.

Lower Schematics

Schematic Drawing OSU8 Core Address Decoder


OSU8: Simple 8-Bit Microprocessor Design; Paul Stoffregen
http://www.pjrc.com/tech/osu8/sch/osu8chip.html
Last updated: February 24, 2005
Status: These pages are a work-in-progress
Comments, Suggestions: <paul@pjrc.com>