

---

# HB56A1636B/SB-6B/7B/8B

16,777,216-word × 36-bit High-Density Dynamic RAM Module

# HITACHI

ADE-203-591A(Z)  
Rev. 1.0  
05/10/96

---

## Description

The HB56A1636 is a 16-Mbit × 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed in an SOJ package.

The HB56A1636 enclosed in a 72-pin single in-line package. Therefore, the HB56A1636 makes high-density mounting possible without surface mount technology. The HB56A1636 provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ on the module board.

## Features

- 72-pin single in-line package
  - Lead pitch: 1.27 mm
- Single 5 V (±5%) supply
- High speed
  - Access time:  $t_{\text{RAC}} = 60/70/80$  ns (max)
  - Access time:  $t_{\text{CAC}} = 15/18/20$  ns (max)
- Low power dissipation
  - Active mode: 15.2/13.3/12.3 W (max)
  - Standby mode (TTL): 378 mW (max)
  - Standby mode (CMOS): 189 mW (max)
- Fast page mode capability
- 4,096 refresh cycles: 64 ms
- 3 variations of refresh
  - $\overline{\text{RAS}}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
- TTL compatible

---


## HB56A1636B/SB-6B/7B/8B

---

### Ordering Information

Type No.	Access time	Package	Contact pad
HB56A1636B-6B	60 ns	72-pin SIP socket type	Gold
HB56A1636B-7B	70 ns	72-pin SIP socket type	Gold
HB56A1636B-8B	80 ns	72-pin SIP socket type	Gold
HB56A1636SB-6B	60 ns	72-pin SIP socket type	Solder
HB56A1636SB-7B	70 ns	72-pin SIP socket type	Solder
HB56A1636SB-8B	80 ns	72-pin SIP socket type	Solder

### Pin Arrangement



---

**HB56A1636B/SB-6B/7B/8B**

---

**Pin Arrangement**

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	19	A10	37	DQ17	55	DQ12
2	DQ0	20	DQ4	38	DQ35	56	DQ30
3	DQ18	21	DQ22	39	V <sub>SS</sub>	57	DQ13
4	DQ1	22	DQ5	40	$\overline{\text{CAS0}}$	58	DQ31
5	DQ19	23	DQ23	41	$\overline{\text{CAS2}}$	59	V <sub>CC</sub>
6	DQ2	24	DQ6	42	$\overline{\text{CAS3}}$	60	DQ32
7	DQ20	25	DQ24	43	$\overline{\text{CAS1}}$	61	DQ14
8	DQ3	26	DQ7	44	$\overline{\text{RAS0}}$	62	DQ33
9	DQ21	27	DQ25	45	NC	63	DQ15
10	V <sub>CC</sub>	28	A7	46	NC	64	DQ34
11	NC	29	A11	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	V <sub>CC</sub>	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PD1
14	A2	32	A9	50	DQ27	68	PD2
15	A3	33	NC	51	DQ10	69	PD3
16	A4	34	$\overline{\text{RAS2}}$	52	DQ28	70	PD4
17	A5	35	DQ26	53	DQ11	71	NC
18	A6	36	DQ8	54	DQ29	72	V <sub>SS</sub>

---

## HB56A1636B/SB-6B/7B/8B

---


### Pin Description

Pin Name	Function
A0 to A11	Address input: A0 to A11 Row address: A0 to A11 Column address: A0 to A11 Refresh address: A0 to A11
DQ0 to DQ35	Data-in/data-out
$\overline{\text{RAS0}}$ , $\overline{\text{RAS2}}$	Row address strobe
$\overline{\text{CAS0}}$ to $\overline{\text{CAS3}}$	Column address strobe
$\overline{\text{WE}}$	Read/write enable
$V_{\text{CC}}$	Power supply (+5 V)
$V_{\text{SS}}$	Ground
PD1 to PD4	Presence detect pin
NC	Non-connection

### Presence Detect Pin Arrangement

Pin No.	Pin Name	60 ns	70 ns	80 ns
67	PD1	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$
68	PD2	$V_{\text{SS}}$	$V_{\text{SS}}$	$V_{\text{SS}}$
69	PD3	NC	$V_{\text{SS}}$	NC
70	PD4	NC	NC	$V_{\text{SS}}$

Block Diagram



---

## HB56A1636B/SB-6B/7B/8B

---

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-1.0 to +7.0	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-1.0 to +7.0	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	Pt	36	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = 0$ to $70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
Supply voltage	$V_{CC}$	4.75	5.0	5.25	V	1
Input high voltage	$V_{IH}$	2.4	—	5.5	V	1
Input low voltage	$V_{IL}$	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to  $V_{SS}$ .

## HB56A1636B/SB-6B/7B/8B

### DC Characteristics (Ta = 0 to 70°C, V<sub>CC</sub> = 5 V ± 5%, V<sub>SS</sub> = 0 V)

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Test condition	Note
		Min	Max	Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	2880	—	2520	—	2340	mA	t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	72	—	72	—	72	mA	TTL interface R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub> Dout = High-Z	
Standby current	I <sub>CC2</sub>	—	36	—	36	—	36	mA	CMOS interface R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z	
R <sub>AS</sub> -only refresh current	I <sub>CC3</sub>	—	2880	—	2520	—	2340	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	180	—	180	—	180	mA	R <sub>AS</sub> = V <sub>IH</sub> C <sub>AS</sub> = V <sub>IL</sub> Dout = enable	1
C <sub>AS</sub> -before-R <sub>AS</sub> refresh current	I <sub>CC6</sub>	—	2880	—	2520	—	2340	mA	t <sub>RC</sub> = min	
Fast page mode current	I <sub>CC7</sub>	—	2520	—	2160	—	1800	mA	t <sub>PC</sub> = min	1, 3
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7.0 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7.0 V Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -5 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA	

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected; I<sub>CC</sub> max is specified at the output open condition.  
 2. Address can be changed once or less while R<sub>AS</sub> = V<sub>IL</sub>.  
 3. Address can be changed once or less while C<sub>AS</sub> = V<sub>IH</sub>.

### Capacitance (Ta = 25°C, V<sub>CC</sub> = 5 V ± 5%)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	—	195	pF	1
Input capacitance (WE)	C <sub>I2</sub>	—	267	pF	1
Input capacitance (R <sub>AS</sub> )	C <sub>I3</sub>	—	146	pF	1
Input capacitance (C <sub>AS</sub> )	C <sub>I4</sub>	—	83	pF	1
I/O capacitance (DQ)	C <sub>I/O</sub>	—	25	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or other effective capacitance measuring method.  
 2. C<sub>AS</sub> = V<sub>IH</sub> to disable Dout.

## HB56A1636B/SB-6B/7B/8B

AC Characteristics (Ta = 0 to 70°C, V<sub>CC</sub> = 5 V ± 5%, V<sub>SS</sub> = 0 V)<sup>\*1, \*2</sup>

### Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output load: 2 TTL gate + C<sub>L</sub> (100 pF) (Including scope and jig)

### Read, Write and Refresh Cycles (Common parameters)

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	40	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	15	10000	18	10000	20	10000	ns	
Row address setup time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row address hold time	t <sub>RAH</sub>	10	—	10	—	10	—	ns	
Column address setup time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	
Column address hold time	t <sub>CAH</sub>	10	—	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>RCD</sub>	20	45	20	52	20	60	ns	3
$\overline{\text{RAS}}$ to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	4
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	15	—	18	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>CRP</sub>	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ delay time from Din	t <sub>DZC</sub>	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	5
Refresh period (4,096 cycles)	t <sub>REF</sub>	—	64	—	64	—	64	ms	



## HB56A1636B/SB-6B/7B/8B

### Read Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	6, 7
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	15	—	18	—	20	ns	7, 8, 15
Access time from address	$t_{\text{AA}}$	—	30	—	35	—	40	ns	7, 9, 15
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	10
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	10
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	30	—	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	30	—	35	—	40	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	0	—	0	—	0	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	15	—	15	—	15	ns	11
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	15	—	18	—	20	—	ns	

### Write Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	12
Write command hold time	$t_{\text{WCH}}$	10	—	15	—	15	—	ns	
Write command pulse width	$t_{\text{WP}}$	10	—	10	—	10	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	13
Data-in hold time	$t_{\text{DH}}$	10	—	15	—	15	—	ns	13

## HB56A1636B/SB-6B/7B/8B

### Refresh Cycle

Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ setup time (CBR refresh cycle)	$t_{\text{CSR}}$	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time (CBR refresh cycle)	$t_{\text{CHR}}$	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ setup time (CBR refresh cycle)	$t_{\text{WRP}}$	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ hold time (CBR refresh cycle)	$t_{\text{WRH}}$	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	0	—	0	—	0	—	ns	

### Fast Page Mode Cycle


Parameter	Symbol	60 ns		70 ns		80 ns		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{\text{PC}}$	40	—	45	—	50	—	ns	
Fast page mode $\overline{\text{RAS}}$ pulse width	$t_{\text{RASP}}$	—	100000	—	100000	—	100000	ns	14
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$	—	35	—	40	—	45	ns	7, 15
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPRH}}$	35	—	40	—	45	—	ns	

- Notes:
1. AC measurements assume  $t_f = 5$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh cycle or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles are required.
  3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  5.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
  6. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  8. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max).
  9. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max).
  10. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
  11.  $t_{\text{OFF}}$  (max) defines the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels.
  12.  $t_{\text{WCS}}$  is not restrictive operating parameters. It is included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
  13. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles.
  14.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  15. Access time is determined by the longest among  $t_{\text{AA}}$  or  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .


# HB56A1636B/SB-6B/7B/8B

## Timing Waveforms

### Read Cycle




Early Write Cycle






$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle



# HB56A1636B/SB-6B/7B/8B

## Hidden Refresh Cycle








# HB56A1636B/SB-6B/7B/8B

## Fast Page Mode Early Write Cycle



# HB56A1636B/SB-6B/7B/8B

## Physical Outline

